特開平8-125066 ((1)公服日 年成を年(1996) 5月17日

(\$1) far C1, * HOIL 23/12	五別之司	作用重量器号	FI			
13/21	1	6921-cg		在的音乐电解		
			HOIL 33/13	i		

REES	***	#### A	FD	/ 4
		***************************************	10	(全7里)

(11) 土耳を与	**	6 -	2 8	4	5	3	6		
-----------	----	-----	-----	---	---	---	---	--	--

(72) 出舞台 平成6年(1994)10月26日 (71)出版人 000002897 大日本的財政党党会社

黄素医新度医师智比复数一丁香 1 香 1 号

(11) 克明者

京京都新度区市省此位町一丁县 1 号 1 号

大日本即制品式会社内

(72) 兒祭者

京京都新春区市省北京町一丁8181号

大日本即斜的玄会长内


(74)代管人 异理士 小四 炸员


(54) 【充氧の名称】推理対止型率基本基础とそれに用いられるリードフレーム。及び推算対止型率基本基準の数量方法

(57) (夏約)

【音的】 芝加马斯森对止亚年基本农民的本品现化。本 彼起化が求められている中、卓温を象征パッケージライ ズにおけるテップの占有率を上げ、半過体区間の小型化 に対応させ、共時に収扱のTSOP布の小型パッケージ に囲起てあった変なるタビン化を実表した部分的止棄中 器体整理电视展子 4.

【状理】 中居住皇子の庶子側の器に、平本年皇子の婚 子と電気的に基盤するための内部属子部と、半層体点子 の理子供の超へを交してお思へと向く方が意思への住民 のための外部電子響と、音記内部電子等と外部電子等と モモ地下も独成リード部とモー年とした女皇のリード部 とそ、絶象推荐材度を介して、概念して収けており、点 つ、動物基底等への実施のための平田からなる外部電電 を前足攻撃のもリードの万里電子名に混ねませ、少なく、 とも数記を書からなう外部党長の一部に管理事より外部 に異出させて扱けている。





(以戸けぶらと色)

《按求集》 华老体显于内容于外内医院 二进体生产 の電子と変素的には終するための内質は子材で、半点は 女子の女子町の正へ送交してためへと向くたま包持への 住民のための外部電子がと、心足内部電子等とかは電子 越とを連絡するは沢リードボとモーはとしたリード型を 在配面、地球は早初度も介して、他をしてなけており。 - 直つ、回帰基ビサベの天共のためりを圧からなる方式章 低を利応は飲のをリードの方式は子島に延ねさせ、少な 銀に最出させてはけていることを外定とする世界日本章 丰满年23.

【建木度2) - 辻木及1において、半点食品子の以子は 半温はミ子の双千匹の一只の辺の耳中心を貫上にそって 配置されており、リードがはなかの様子を示ひように対 用し向記一対の辺にない云けられていることを共復とす 多松红红心型半点在负点。

【雑求復3】 単名は女子の母子と母気的にひまてるた のの内部以子郎と、カ郎区はと見及てらたののだれ及子 部と、 収記内容電子部との意電子部とも運転する指表リー18 一ド部とを一体とし、は力製菓子製を、頂皮リード型を 介して、リードフレームをから区文でる一方向的に交出 をせ、 対向し先端部周士で選絡都を介しては見する一封 り内部電子駅を攻撃だけており、点つ、るの間電子部の 予解で、 は状 リード感 と並なし、一年として全年を保持 Fる外に載を立けていることをH正とするリードフレー

【森水塚4】 中语作素子の弟子供の部に、中语作意子 1選子と写気的に基礎するための内を属于群と、平晶体 子の選子街の笛へを交してかまへと向く外名包集への 10 親のための外包以下部と、爪辺内領領子製と力を属于 とを基基するほぼリード部とモー井としたな色のリー 鮮とそ。心味度を北岸を介して、色々して及けてお - 旦つ。但路高近年への文衣のための平田からなられ 電腦を収記技数のもリードの力を基子部に連絡をせ、 なくとも向記年日からなるが悪鬼場の一番は智慧部と 外部に名出させて及けている世界対正型平温を含むの 2万単であって、少なくとも、 (A) エッテングDI で、単名体質子の電子と完全的に応募するための内容 予部と、外部回路と推蔵するための外部電子部と、R (8) 7部親子部と外部は平的とも選集する技術リード的と 一体とし、双外観点子似モ、ほぼリードをモカして、 - ドフレーム車から巨叉でる一方の町に食出させ、ガ - 先級部院士で選絡部モガしては尽する一対の内閣は 『毛程放左げており、息つ、もの禁犯子を心の象で、 !リード蘇と連絡し、一年として2868月下ら九8 及けているリードフレームを作句する工程。(B) (リードフレームの外観電子書供でない面(書品)に : 特毛数け、打ちはき金型により、共用する内容電子

けられた絶縁がとそれちばず、リートフレーとのけらば かれた意分があるほぼその第三郎にくらごうにして、お 延度単れを介して、リートフレーム2mをcauまそへ 原むする工せ、(C)リードフレームの丸の裏を含む不 量の配分を打ち出せる数によりの試料表でも二性。

(D) 単葉化量子の電子駅と、切断されて、その化金子 へ厚料された内閣は子供の先輩就ともワイセポンディン グしたほに、解釈によりかを終于制度のみもかをに真出 コープタはそれはする工程。(E) 応記方式に反出した とも名しことも中国とする単理が比較を選びは思のなる 为压.

(発明のお話な技術)

100011

【蔵集上の初展分割】本民味は、平温なま子を存むする 御路封止型の中級なお数(ブラスチックパッケージ)に 減し、共に、実益を尽を向上させ、点つ、多ピン化に対 応できる半温度基準とその製造方法に成てる。 [0002]

【双星の江南】近年、平泉は衣宝は、本具性化、小型化 は新の進歩と電子推計の単位数化と発揮を小化の傾向 (時度) から、LSIのASICに代表でれるように、 ま丁ま丁本意味化、本意質化になってきている。これに 食い。リードフレームを無いた対止気のキョルを至づう

ステックパッケージにおいても、その無兄のトレンド M. SOJ (Small Outline)-Lead ed Package) PQFP (Quad Flat P.さく ヒチョヒ) のような元星大久型のパッケージモ 権で、TSOP (Tin Small Outline Package)の以及による帝型化モ王雄としたパ

ッケージの小包化へ、そらにはパッケージ内側の3水元 化によるチップセミカエの上を目的としたLOC (Le ed On Chip) の鉄道へと建築してでた。しか し、自毎封止型半端食器度パッケージには、不良性化、 本番銭化ととしに、女に一度の多ピン化、有效化、小包 たが求めらており、上記包集のパッケージにおいてもテ ップ九県部分のリードの引き回しがあるため、パッケー ジの小型化に維界が見入てせた。また、TSOPBの小 タパッケージにおいては、リードの引き回し、ピンピッ テから多ピン化に対しても離れが見えてせた。

100031

【免明が解決しようとする意思】 上記のように、更なる 複数針止型手点の無無性化、不能以化が出められ ており、駅間対止型半線音楽器パッケージの一層の多ピ ン化、異似化、小型化が出められている。ま臭味は、こ のような状況のもと、中温度全量パッケージサイズにあ けるテップのるな本も上げ、平温は空間の小型化に対応 させ、鹿馬高をへの女皇高彦を低減できる。おう、原井 基底への実施を吹き用上させることができる音なり止力 士を歴史する選系部とは正規部に対応する位置に立っは、申請を制度を提供しようとするものである。また、原作

に世界のアSOPSの小型パッケージに困難であった更 なる多ピン化を実現しようとてろしのである。

100041

【は越モが良丁さたのの年段】本見気の密度対止要求選 体盤屋は、年間は京子の総子側の面に、年間は黒子の黒 子と写気的に延旋するための内質差子部と、平温なま子 の以子供の面へ正欠してかなべと向くがな巨背への技术 のための外部被子型と、京記内部属子部と外部電子部と モ運発する住民リード学とモー体とした甘食のリード部 とを、蛇紋は君な様を介して、郡君してなけており、丑(10) つ、巨質基础与への大弦のための中国からなる方式を感 その記さなのもリードの力量は子裏に温度させ、少なく とも氏記を由からなる方面を基の一部は多数をより方面 に居出をせて立けていることを旨書とするものである。 商。上記において、内容電子器と力器電子器とモーなと した江東のリード部の配列を中国お菓子の菓子似面上に 二次元的に配列し、外部支援机モキ出ポールにて足成す SCEELDBOA (Ball Cric Arra ソ) タイプの程度対比型半端は基理とすることしてき **3.**

【0005】そして、上足において、平高は京子の菓子 は中語食品子の菓子節の一分の辺の耳中心包裹上にそっ て配益されており、リード部は富良の超子を決むように 対向し数記一対の辺に沿い立けられていることを共産と するものである。また、ま党時のリードフレームは、訳 羅針止を中級作品意思のリードフレームであって、 平保 体菓子の菓子と電気的に基準するための内包電子群と、 外部国界とは成するための外部是千思と、 似足穴部を千 部と外部成子部とも近はするは反リード部とモー体と し、試力整理学界を、接続リード部を介して、リードフ レーム部から直交する一方向側に交出させ、対向し充着 部構士で連載部を介して住民する一分の内部電子部を及 象壁けており、直つ、6万多億子部の方向で、往来リー ド郎と蓮草し、一年として会界を保持する外の部を取け ていることを外球とするものである。角、上足リードフ レームにおいて、内部電子部と外部電子部とそれを重ね 丁る強敵リード部とモー体とした最为モ拡散リードフレ 一ム部に二次元的に配入するしておぼすることによりB CA (Ball Grid Array) 9470ER 対止数単端体管意思のリードフレームとすることもでき (8 ٠.

【0006】本民族の旅館到止奴甲裔朱承征の報道方程 は、中部作業子の電子側の間に、中部弁束子の電子とな 気的に起源するための内部部子部と、中部な名子の電子 例の者へを交してお思へと向くおお書品への日式のため の外部院子部と、公記内部部子等と外部院子部とを選絡 丁名後級リード部とモールとした気象のリード部とモ. 絶異性者材度を介して、数なして合けており、まつ、値 背蓋医等への支生のためのキ密からなるが意味をも立之 を登めるリードのの点点子単にみなさせ、 ルハノン・ハ

足を色からなるの意葉をの一番は変ないようの数におき させて低けている新春日と登するの表面の料え方はです って、少なくとも、(A)エッテングはエにて、 モ 歳 ti 京子の本子と名気的にはまてうための内が電子 詳と、方 駅伍等と見技するための外配度子貸と、 応紀内部放子側 と外収収子供とを選択する方式リートRとを一体とし、 なお鮮森子郎を、日茂リード就を介して、 リードフレー ム都から延久する一方向的に兵士させ、 対向し 元章 配票 まて書具貫を介して作用する一月の内景 双子 群 も 花 草 富 - けてみり、且つ、ものを菓子並の方ので、 な ボリート 郎 と連絡し、一体として主なもほ所でろれた死を立けてい ろりードフレームモルボイる工業。(8) お足りードフ レームの外部以子製例でない器(製品)に始急以を改 け、月5年を金型により、共向する内部ル子の成士を及 現する温和部と放棄場象に対応する位置に立けられた地 一句と七月ちはせ、リードフレームの月ちはかれた部分 が申退れま子の電子包にくるようにして、食之性を化モ 介して、リードフレーム全体を平温はエテへ反乱する工 権。(C)リードフレームの丸や草を含む不夏の餌分を 打ち放き金型により切断資金する工程。 (D) 半端体系 子の電子供と、切断されて、半年は菓子へは載された内 盆曜子部の元章部とモワイヤボンデイングした礼に、 何 歴によりの思想子書面のみその書に意出させて全体を封 止する工程。(E)教記方式に貫出した外部電子部部に 宇宙からなる外部電響を作品する工程。 とそなびことを 特殊とするものである。

[00071

【作用】ま食味の甘草料止気を選弁を包は、上記のよう な状態にすることにより、半年は女性パッケージサイズ におけるテップのとままも上げ、中毒は名屋の小型化に 20 対応できるものとしている。かち、半年年女性の国発基 低への食息を挟毛を起し、包含る低への食品を皮の向上 を可能としている。なしくは、内容電子製、外容電子製 とモー弁とした江京のリード書も中華女女子部に始始後 ~~~マガレて都定し、お記5年増予部に半田からなる 万郎電弧部を連載させていることより、 名成の小型化モ は成している。そして、上記4世からなる外部を信仰 を、中部弁官予部には平月な第七二次元的に配択するこ とにより、中国世界書の多ピン化を可能としている。 本 最からなる力量を包括モキロボールとし、二次元的には の意思を思せた対した場合にはBCAタイプとなり、 中 祖仲皇皇の多ピン化にも対応できる。また、上記におい で、中国体系子の電子が中ではまその電子部の一分の辺 の時中心部級上にそって配置され、リード部は複数の増 子を映むように対向しれ足=対の辺に思い赴けられてお り、延季な単進とし、重星性に差した共通としている。 本党祭のリードフレームは、上足のような異式に てるこ とにより、上記事為別止型を基金を配回の設定を可能とす。 るものであるが、過せのリードフレームと異様のエッチ

(実施例) 本見時の世間対止型平層弁禁症の実施例を以 下、回にそって説明する。回1(2)はまま変数単な数 止型半導体製造の断面数は区であり、殴((6)に質量 の森状感である。 図1 中、100に甲殻打止量率を成果 産。101は中国は金子、102はリード点、102A 位内部以子部、1028位为规理子部、102C位标题 10 リード部、101人に双子房(パッド町)、103ほフ イヤ、104は絶縁性電料、105は個数型、106は 半田(ペースト)からなるの式な低である。 本実質判据 双対止型半級体制度は、延迟するリードフレームを用い たもので、内部竣子部102人、外部電子部1028モ 一体としたし字型のリードは102そ多数年間は菓子! 0.1 上に地球性を付1.0 くそかして厚底し、息つ、水部 独子制1028元に下巴からなる外名名名を収取的10 5 より丸葉へ突出させて立けた。パッケージを住が結束 選び名使の面接に接当する総理対比型キモル基準であ り。回知る近へ方式される点には、半田(ペースト)を 応撃。 動化して、方型電子第1028かの 都径和と党集 的比较级老九名。本文指典家政制业发生各种基础证,因 I(b)に示すように、単名の菓子IOIの菓子製(ハ ッド部)101Aは年間在ま子の中心はLほぞろれ向し て2番づつ。中心無しに殺って記載されており、リード 製1026、内部電子部102人が森記電子部(パッド 益) に思った位置に平容が表子(0)の高の方気に中心 日を終ふ対向するように配置を力でいる。 力量進予制) O 2 急は内部電子器 I O 2 人からは戻り一ド部 I O 2 C (o を介して取れて意味し、ほぼまる体を子の収集をでに置 - た位着で半点のエ午面に位欠する方向に、 豚状リード 102Cがし下に合かり、外部は予思1028にその先 **に収益し、中枢保急子の底に平月な底方向で一次元的 :配列をしている。即ち、中心はしも飲みてれのの針線 ¹毎102日の配列を放けている。さして、それ似点子 3に選絡をせ、年田(ベースト)からならのまちぎ10 ・毛朝政制105よりの私に立出させて及けている。 1. 純純原母材104としては、100gm#のボリイ F系の熱可型性がを取出M 1 2 2 C (8立た成果を) 10

• . . .

と名) (果いたが、心には、シリコン変のボリイミド) TA1715(日本ペークライト株式会社)の単様化会 及其积HC52C0(医阴禁延后式会社位数) 军部的地 げられる。上応常延興では、 年田ペーストからなるれ話 さばであるが、 この気分は半色ボールに代えてしまい。 点。本業免別を提到止気率は作る点は、上足のように、 パッケージをなかは平るなど色の圧性に発音する。心臓 的に小型化されたパッケージであるが、何ろカロについ ても、鳥)、0mm乗以下にすることができ、R宮も町 - 10 - 株に達成できるものである。エヌ英素においては力量を 医禁モ、キョログラ子の菓子器(パッド質)に行いて昇に 紀氏したが、 中温 住象子の電子の位氏を二次元的に配信 し、六郎県子郎と外部除子貫との一体となった最みを攻 食。本語は食子の食子を何に二次元的に配表して信息す ることにより、本点は思子の、一種の多ピン化に十分分 STES.

【0009】 広いで、主見外のリードフレームの玄英何 を思げ、Bにもとづいて正明する。 本実場外リードフレ 一上は、上尺矢筋矢を退れる区に思いられたものであ ろ、R2に冥経例リードフレームの平在包を示すしの で、君2中、200はリードフレーム、201に内部は 子系、202ほ外部銀子部、203ほ复及リード部、2 0 4 は盆以事、2 0 5 ほかたぎである。リードフレーム は428金(Ni42%のFc8金)からなり、リード フレームの耳をは、内部盤千里のみる花の形でり、05 mm。介質量子質のある原典器で0、2mmである。内 部総子部の共向する先継部員士を選続する運輸部205 も河南(0、05mm厚)に左式をれており、後述する 本名弁以及もか以下 5 歳の行うは 2 会型にて行う は 2 し あい終落となっている。 本実元件では外部部子供202 18 は九伏であるが、これに産業はされない。また、リード フレームタリとして428点を思いたがこれに見定され ない。似まるまでも良い。

【0010】次に、上尺女男兵リードフレームの包迫力及を囲を無いて然思に放明する。即4日本女男兵リードフレームを創造した工程を示したものである。元で、42合会(NI42%のPe会会)からなる。原を0、2のMのリードフレーム原料300を印刷し、低の紙部を設定すを行い点く点件の場合した(即2(e))は、リードフレーム原料300の展面に係まれのレジスト301を生ポし、収益した、(即3(b))

まいで、リードフレーム無は300の無差から所定のパ ダーン基を思いてレジストの所定の部分のみに避免を行った後、収息必要し、レジストパターン301人をお成した。(図3(c))

用レジストとでしば反文化の基本を包含のネガ製理状レジスト(PME Rレジスト)も使用した。次いで、レジストパターン3 0 1 人を耐力制性限として、5 7 ° C、4 8 ポーメの変化第二級水理療にて、リードフレーム無料 3 0 0 の関係がらスプレイエッチングして、内知物は

の年を見かせてにデモバシリートフレーニをはなした (23 (c)). 62 (b) 00; 620A) - A2C おける原産区である。このは、レジストを水皿したほ。 肌神処理を指したは、 原文の世界(内部以子配分を含む 痛痛)のみに生メッキを見を行った。 (む3 (e)) 歯、上記リードフレームの普通工法においては、図 2 (も) に示すように、厚た郡と田木郎もお成するため、 ガ 配端下形爪を断からのエッチング (底台) を多く行 い、反対症的からは少なのにエッチング (食材) モ行っ た。また、セメッキに代え、様メッキやパラジウムメット(8) キでも長い。上記のリードフレームの口込方をは、1ヶ の中華は気圧を作取するために必要なリードフレーム! グの製造方法であるが、油木は生食性の色から、リード フレーム無以モエッテングのまてもは、何2にボナリー ドフレームを複数機能付けした状態で作句し、上記のエ 姓を行う。この場合は、日でにボデガ始展での5の一郎 に運用する仲間(世示していない) モリードフレームの 外側に受けて延付けせせとする。

次いで、5月75日をおよび圧を用止型406人、4068年末い、5月8日404を含む不変の配分を切り起す (翻4(d))と取用に、純細なをは404を介して年本体展子407上にリード番408の単位をを持った。(翻4(e))

角。この個名(d)に果す。日記リードと選絡してリードフレーム会体を支えている名を含まる名を含む不要の 個分を切り難しは、個別が止した性に行っても良い。こ (d) の場合には、過年の事者リードフレームを思いたQFP パマケージ等のようにデムバー(個形していない)モン けると良い。リードは (1)モニ選及第子 (1)へ反似 した後。ワイヤー (1 4 により、年の以及子 (バッド) 411人とリード毎410の内立成子 (1 1 0 人と を電気的に結果した。(図4 (1)) その後、原定の会型を思い、エボキシ系の管理 4 1 5 で リード番410の方面似子部 4 10 8のみを意比をせて、全体を対止した。(図4 (e))

ここでは、異点の変型(日本していない)を思いた。

死之の面(かお立子家)も見しを有け立てされば、立て ししを製は必要としない。ないで、森田されているのだ 以子郎410日上に年年ベーストをスクリーン印制によ り生不し、年田(ベースト)からならの飲食板616を 移動し、本見味の製物が入止製料値を依頼を作款した。 (図6(h))

.

品、年田からなられば交換も16の作品は、スクリーン 印製に確定されるものではなく、リフローまたはポッチ イング写でも、医科芸派と本語は名言との作品にど至な 集の年田が持られれば良い。

[0012]

【四部の京年な良味】

【節1】 実際何の複数計入型半温存品をの原料がある及び質が成功的

【日2】天馬何のリードフレームの平田田

【図3】共写外のリードフレームの反応工芸器


【四4】大馬町の旅客対止室中将井屋敷の製造工会局


(即5) 実施的のリードフレームに地島性をおも取りつけた状品の平面図


【行号の立場】

	111 1 -7 - 7 - 717	•
0	100	医四对止型牛蛋牛品量
	101	. 华基作业子
	101A	様子郎(パッド部)
	102	リード雪
	1 0 2 A	
	1 0 2 B	外部电子器
	1 0 2 C	ひまりード島
	103	714
	104	WEGSH
	1 0 5	
ı	106	半日(ベースト) からなるガギ
	SE	
	200	リードフレーム
	201	六京和干部
	202	力 御祖子 部
	2 0 3	びだりード島
	204	200
	200	51 PC E
	300	リードフレーム 早村
	3 0 1	レジスト

303A	405A. 405E 406A. 406B 410 410A 410B 410C 411 411A	10 打ちなでを受 のだけらはでおよびでを点を受 リード型 内部電子数 物配リードボ 半点なま子 フィヤー 世間
------	--	--







Japanese Patent Laid-Open Publication No. Heisei 8-125066

[TITLE OF THE INVENTION]

Resin Encapsulated Semiconductor Device, Lead Frame

5 Used Therein, and Fabrication Method for the Resin

Encapsulated Semiconductor Device

[CLAIMS]

15

- A resin encapsulated semiconductor device
 comprising:
 - a semiconductor chip;
 - a plurality of leads fixedly attached to a terminalend surface of the semiconductor chip by an insulating
 adhesive interposed between the semiconductor chip and the
 leads, each of the leads including integral portions, that
 is, an inner terminal portion adapted to be electrically
 connected to an associated one of terminals of the
 semiconductor chip, an outer terminal portion extending
 outwardly in a direction orthogonal to the terminal-end
 surface of the semiconductor chip and adapted to be
 connected to an external circuit, and a connecting lead
 portion adapted to connect the inner and outer terminal
 portions to each other; and
- outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of

solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate.

- 2. The resin encapsulated semiconductor device according to claim 1, wherein the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets.
- 3. A lead frame comprising:

- portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other;
- each of the outer terminal portions of the leads
 25 being protruded in a direction orthogonal to a lead frame

surface via an associated one of the connecting lead portions;

the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively;

connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs; and

an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame.

10

15

20

25

4. A method for fabricating a semiconductor device including a semiconductor chip, a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive-interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit,

and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate, comprising the steps of:

(A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other, each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions, - the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form

10

15

20

25

an integral structure together, thereby protecting the entire portion of the lead frame;

- (B) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor whip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween;
- (C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions;
- (D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and encapsulating the semiconductor chip and the lead frame by a resin while allowing a surface of the lead frame toward the outer terminal portions to be externally exposed; and
- (E) forming outer electrodes made of solder on the exposed lead frame surface toward the outer terminal portions.

20

10

[DETAILED DESCRIPTION OF THE INVENTION] [FIELD OF THE INVENTION]

The present invention relates to a resin encapsulated semiconductor device (plastic package) in semiconductor chip is packaged, and more particularly to a semiconductor device configured to achieve an improvement in mounting density or to have a multi-pinned structure and a method for manufacturing such a semiconductor device.

10 (DESCRIPTION OF THE PRICE ART)

5

20

25

Recently, semiconductor devices have been developed have a higher integration degree and a higher performance by virtue of developments of techniques associated with an increase in integration degree and miniaturization and in pace with the tendency of electronic 15 appliances to have a high performance and a light, thin, simple, and miniature structure. A representative example of such semiconductor devices is an ASIC of LSI. For instance, developments of resin encapsulated semiconductor device plastic packages have been advanced from surfacemounting packages such as SOJs (Small Outlined-Leaded Packages) or QFPs (Quad Flat Packages) to packages having a miniature structure mainly achieved in accordance with a thinness obtained by virtue of developments of TSOPs (Tin Small Outline Packages) or to LOC (Lead On Chip) structures

adapted to achieve an improvement in the chip packaging efficiency by virtue of developments of an internal threedimensional package structure. In addition to an increase in integration degree and improvement in performance, there has also been growing demand for an increase in the number pins, thickness, and miniaturization of encapsulated semiconductor packages. In the above mentioned conventional packages, however, there is a limitation in miniaturization because those packages have a structure in which leads are arranged around a chip. Similarly, leads are arranged around a chip in the case of miniature packages such as TSOPs. In such packages, there is also a limitation in increasing the number of pins due to the pin pitch used.

15

20

25

10

5

[SUBJECT MATTERS TO BE SOLVED BY THE INVENTION]

As mentioned above, there has been demand for an increase in integration degree and improvement in performance of resin encapsulated semiconductor devices. Also, there has also been growing demand for an increase in the number of pins, thickness, and miniaturization of resin encapsulated semiconductor packages. In such situations, the present invention makes it possible to increase the occupancy degree of a chip in a semiconductor package with a limited size while reducing the mounting area of the

semiconductor package on a circuit board to achieve a miniaturization of the resulting semiconductor device. That is, the present invention is adapted to provide a resin encapsulated semiconductor device capable of achieving an improvement in the mounting density thereof on a circuit board. Also, the present invention is adapted to achieve an increase in the number of pins which is difficult in miniature packages such as conventional TSOPs.

10 [MEANS FOR SOLVING THE SUBJECT DATTERS]

5

15

20

25

The resin encapsulated semiconductor device of the present invention is characterized in that it comprises: a semiconductor chip; a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the

leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin The above semiconductor device can be encapsulate. embodied into a BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a twodimensional fashion on the terminal-end surface of the semiconductor chip and forming the outer electrodes in the form of solder balls.

5

10

25

The above semiconductor device is also characterized in that the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end 15 surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed 20 between the two facing lead sets. The lead frame of the present invention is characterized in that it comprises: a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals semiconductor chip, an outer terminal portion adapted to be

connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions; the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively; connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs; and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame. The above lead frame can be embodied into a lead frame for a BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a two-dimensional fashion on the terminal-end surface of the semiconductor chip and forming the outer electrodes in the. form of solder balls.

5

10

15

20

25

The present invention is also characterized by a method for fabricating a semiconductor device including a semiconductor chip, a plurality of leads fixedly attached

5

10

15

20

25

to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the leads being externally exposed from a resin encapsulate, comprising the steps of: (A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other, each of the outer terminal portions of the leads being protruded in a direction orthogonal to a

lead frame surface via an associated one of the connecting lead portions, the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame; (B) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween; (C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions; (D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and

5

10

15

20

25

The Contract

encapsulating the semiconductor chip and the lead frame by a resin while allowing a surface of the lead frame toward the outer terminal portions to be externally exposed; and (E) forming outer electrodes made of solder on the exposed lead frame surface toward the outer terminal portions.

[FUNCTIONS]

5

10

15

20

25

With the above mentioned configuration, the resin encapsulated semiconductor device of the present invention can increase the occupancy degree of the chip while achieving a miniaturization thereof. That is, the resin encapsulated semiconductor device is capable of reducing the mounting area thereof on a circuit board and achieving an improvement in the mounting density thereof on the circuit board. In particular, the present invention achieves a miniaturization of the semiconductor device by fixedly attaching a plurality of leads each including an inner terminal portion and an outer terminal portion integral with each other to a surface of a semiconductor chip by an insulating adhesive layer interposed between the semiconductor chip and the leads; and connecting outer electrodes made of solder to the outer terminal portions, respectively. Also, the present invention achieves an increase in the number of pins in the semiconductor device by arranging the outer electrodes made of solder in a two-

dimensional fashion on a plane parallel to the surface of the semiconductor chip. Where the outer electrodes made of solder are formed in the form of solder balls and arranged in a two-dimensional fashion, a BGA type semiconductor device capable of achieving an increase in the number of pins can be obtained. In the above semiconductor device. the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets. Thus, the semiconductor device has a simple structure suitable in regard to productivity. frame of the present invention makes it possible to fabricate the above mentioned resin encapsulated semiconductor device by virtue of there above mentioned configuration thereof. However, this lead frame can be fabricated using a half etching method during an etching process as used for conventional lead frames. The method for fabricating a resin encapsulated semiconductor device in accordance with the present invention involves the steps of applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out

5

. 20

15

20

the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween, and cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the Thus, a plurality of leads each cut-off portions. including an inner terminal portion and an outer terminal portion integral with each other are mounted on a semiconductor chip. Accordingly, the present invention makes it possible to achieve a miniaturization of In accordance with the present semiconductor devices. invention, it is also possible to fabricate a resin encapsulated semiconductor device having an -increased number of pins.

20

25

5

10

15

(EMBODIMENTS)

Hereinafter, embodiments of the present invention associated with resin encapsulated semiconductor devices will be described in conjunction with the annexed drawings.

Fig. 1A is a cross-sectional view schematically

illustrating a resin encapsulated semiconductor device according to an embodiment of the present invention. Fig. 1B is a perspective view illustrating an essential part of the resin encapsulated semiconductor device. Figs. 1A and 1B. the reference numeral 100 denotes the resim encapsulated semiconductor device, 101 a semiconductor chip, 102 leads, 102A inner terminal portions, 102B outer terminal portions, 102C connecting lead portions, 101A contacts (pads), 103 wires, 104 an insulating adhesive, 105 a resin encapsulate, 106 outer electrodes made of solder respectively. (paste), The resin encapsulated semiconductor device according to this embodiment fabricated using a lead frame which will be described hereinafter. In this resin encapsulated semiconductor device, a plurality of L-shaped leads 102, each of which has an inner terminal portion 102A and an outer terminal portion 102 integral with each other, are mounted on a semiconductor chip 101 by means of an insulating adhesive 104. An outer electrode 106, which is made of solder, is attached to each outer terminal portion 102B. The outer electrode 106 is outwardly protruded from encapsulate 105. The resin encapsulated semiconductor device configured as mentioned above has a package area substantially equal to the entire area thereof. When this semiconductor device is mounted on a circuit board, the

5

10

15

20

solder is melted and then solidified to allow the outer terminal portions 102B to be electrically connected to an external circuit. In the resin encapsulated semiconductor device according to the illustrated embodiment, contacts (pads) 101A provided at the semiconductor chip 101 are arranged in pairs along a center line L of semiconductor chip 101 at opposite sides of the center line L in such a fashion that contacts included in each contact pair face each other. The outer terminal portion 102B of each lead is spaced apart from the inner terminal portion 102A of the lead. Between the inner and outer terminal portions 102A and 102B; a connecting lead portion 102C is interposed. The connecting lead portion 102C of each lead is bent in a direction orthogonal to the major surface of the semiconductor chip at a position near an associated one of the side surfaces of the semiconductor chip 101, so that it has an L shape. In each lead, the outer terminal portion 102B is arranged at an end of the connecting lead portion 102C. The outer terminal portions 102B of the leads are arranged in a one-dimensional fashion on a plane parallel to the major surface of the semiconductor chip That is, the outer terminal portions 102B are arranged in two lines at opposite sides of the center line As mentioned above, one outer electrode 106 made of solder is connected to the outer terminal portion 102B of

5

10

15

20 .

each lead and outwardly exposed from the resin encapsulate 105.

For the insulating adhesive 104, a polyimide-based thermoplastic adhesive having a thickness of 100 µm (HM122C manufactured by Hitachi Chemical Co., Ltd.) is preferably used. Alternatively, a silicon denaturalized polyimide adhesive (ITA1715 manufactured by Sumitomo Bakelite Co., Ltd.) or a thermosetting adhesive (HG5200 manufactured by Tomoekawa Papermaking Co., Ltd.) may be used. Although ou'er electrodes made of solder paste are used in the illustrated embodiment, solder balls may be used.

5

10

15

20

25

mentioned above, the resin As encapsulated device according semiconductor to the illustrated embodiment has a package area substantially equal to the entire area thereof. That is, the illustrated embodiment of the present invention provides a package having a compact structure in regard to area. In accordance with the present invention, a thinned package structure can also be provided in that it is also possible to reduce the package thickness to about 1.0 mm or less. Although the outer electrodes have been described as being arranged in two lines along the contacts (pads) of the semiconductor chip, they may be arranged in a two-dimensional fashion. This is achieved by arranging contacts of the semiconductor chip in a two-dimensional fashion. On the surface of the

semiconductor chip arranged with those contacts, a plurality of terminal sets each having an inner terminal and outer terminal integral with each other are arranged in a two-dimensional fashion. In this case, it is possible to fabricate a semiconductor device using a semiconductor chip with an increased number of pins.

5

10

15

20

25

An embodiment of the present invention associated with a lead frame will now be described. The lead frame according to this embodiment is adapted to be used in the above mentioned semiconductor device. Fig. 2 is a plan view of the lead frame according to this embodiment. In Fig. 2, the reference numeral 200 denotes a lead frame, 201 inner terminal portions, 202 outer terminal portions, 203 connecting lead portions, 204 a connecting portion, and 205 an outer frame portion, respectively. The lead frame is made of 42 ALLOY (namely, an Fe alloy containing 42% Ni). The lead frame has a thickness of 0.05 mm at its thinner portion, that is, the inner terminal portions," and a thickness of 0.2 mm at its thicker portion, that is, the outer terminal portions. The connecting portion, which connects facing tips of the inner terminal portions to each other, has a thickness of 0.05 mm corresponding to that of the thinner portion. This connecting portion has a structure capable of allowing an easy punching thereof in the fabrication of the semiconductor device, as described

hereinafter. Although the outer terminal portions 202 have a ball shape in the illustrated embodiment, they are not limited to this shape. Also, although the lead frame has been described as being made of the 42 ALLOY, it is not limited to this material. For the lead frame, a copper-based alloy may be used.

5

10

15

20

Now, fabrication of the lead frame according to the illustrated embodiment will be described in brief. Fig. 4 illustrates a process for fabricating the lead frame according to the illustrated embodiment. First, a lead frame blank 300 having a thickness of 0.2 mm was prepared which is made of a 42 ALLOY (an Fe alloy containing 42% Ni). The prepared lead frame blank 300 was then subjected to a cleaning process, thereby removing grease from the surfaces thereof (Fig. 3a). Subsequently, photoresist films 301 were coated over both surfaces of the lead frame blank 300, respectively. The coated photoresist films 301 were then dried (Fig. 3b).

Using desired pattern plates, the photoresist films
301 on both surfaces of the lead frame blank 300 were
exposed to light at their desired portions. A developing
process was then conducted to the light-exposed photoresist
films 301, thereby forming photoresist patterns 301A.

For the photoreist films, a negative liquid-phase resist (PMER resist) manufactured by Tokyo Ohka Co., Ltd.

was used. Using the resist patterns 301A as anti-etch films, the lead frame blank 300 was subjected to a spray etching process at both surfaces thereof. The spray etching process was conducted using a ferric chloride solution of 48 BAUME at 57 °C. Thus, a lead frame having a structure of Fig. 2a was obtained (Fig. 3d). Fig. 2a is a plan view of the lead frame. Fig. 2b is a cross-sectional view taken along the line A1 - A2 of Fig. 2a. Thereafter, the remaining photoresist thin films were peeled off. The resulting structure was then subjected to a cleaning process. A gold plating process was subsequently conducted for desired portions of the lead frame, that is, regions including inner terminal portions (Fig. 3e).

5

10

15

20

25

In the fabrication process of the lead frame, the etching process was conducted with a large etch depth at one major surface of the lead frame blank where outer terminal portions are to be formed, and with a small etch depth at the other major surface of the lead frame. place of the gold plating, silver or palladium plating may be utilized. The above mentioned lead frame fabrication process is adapted to manufacture a single lead frame required for the manufacture of a single semiconductor device. In terms of productivity, however, the etching process is conducted for lead frame units each corresponding to the single lead frame shown in Fig. 2. To

this end, a frame member (not shown) is provided at a desired portion of the peripheral edge of the lead frame so as to connect a desired part of the outer frame portion 205 shown in Fig. 2 to a corresponding one of an adjacent lead frame.

5

10

15

20

Using the lead frame fabricated as mentioned above. the resin encapsulated semiconductor device according to the present invention was fabricated. Now, a method for fabricating the resin encapsulated semiconductor device in accordance with an embodiment of the present invention will be described. Fig. 4 illustrates the method fabricating the resin encapsulated semiconductor device in accordance with the embodiment of the present invention. A polyimide-based thermosetting insulating adhesive (tape) 401 (HM122C manufactured by Hitachi Chemical Co., Ltd.) was applied to one surface, formed with the outer terminal portions 402, of the lead frame 400 fabricated as in Fig. 3 and the outer surface of the lead frame 400 using a hot pressing process conducted at 400 °C and 6 Kg/m² for 1.0 second Fig. 4a). The resulting structure is shown in Fig. 5 which is a plan view. Thereafter, the connecting portions 403 connecting facing tips of the inner terminal portions were punched using punching dies 405A and 405B (Fig. 4b). Also, portions of the insulating adhesive

(tape) corresponding to those connecting portions 403 were punched (Fig. 4c)

Subsequently, unnecessary portions of the lead frame including the outer frame 404 were cut off using outer frame punching and pressing dies 406A and 406B (Fig. 4d). The lead frame was then bonded to a semiconductor chip 407 at its leads 410 under pressure while applying heat (Fig. 4e).

5

10

15

20

The process for cutting off the unnecessary portion of the lead frame including the outer frame 404 supporting the entire portion of the lead frame along with the connecting lead portion, as shown in Fig. 4d, may be carried out after an resin encapsulating process. In this case, dam bars (not shown) are preferably provided, as in QFP packages typically using a lead frame having a single layer structure. After the mounting of the leads 410 on the semiconductor chip 411, the inner terminal portion 410 of each lead 410 was electrically connected to an associated one of terminals (pads) 411A of the semiconductor chip 411 (Fig. 4f).

Subsequently, an epoxy-based resin 415 was molded to encapsulate the resulting structure while exposing the outer terminal portions 410B of the leads 410 using a desired mold (Fig. 4g).

Although a specific mold (not shown) was used for the above process in the illustrated case, use of such a die may be unnecessary in so far as the resin encapsulating process can be conducted under the condition in which desired portions (outer terminal portions) of the lead frame are left. Thereafter, a solder paste was coated on the exposed outer terminal portions 410B in accordance with a screen printing process, thereby forming outer electrodes 416 made of solder (paste). Thus, the fabrication of the resin encapsulated semiconductor device according to the present invention was achieved (Fig. 4h).

Although the formation of the outer electrodes 416 made of solder has been described as being achieved using a screen printing process, it may be achieved using a reflow or bonding process in so far as an amount of solder required for a connection of the semiconductor device to a circuit board is obtained.

(EFFECTS OF THE INVENTION)

10

15

As apparent from the above description, the present invention makes it possible to increase the occupancy degree of a semiconductor chip in a semiconductor package in situations requiring new resin encapsulated semiconductor devices having a highly integrated structure while exhibiting a high performance. The present invention

also makes it possible to reduce the area of the semiconductor device on a circuit board in order to cope with a compactness of the semiconductor device. That is, the present invention can provide a semiconductor device capable of achieving an improvement in the mounting density on a circuit board. At the same time, the present invention can provide a resin encapsulated semiconductor device having a new multipinned structure which could not be realized in compact packages such as conventional TSOPs.

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

| BLACK BORDERS
| IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
| FADED TEXT OR DRAWING
| BLURRED OR ILLEGIBLE TEXT OR DRAWING
| SKEWED/SLANTED IMAGES
| COLOR OR BLACK AND WHITE PHOTOGRAPHS
| GRAY SCALE DOCUMENTS
| LINES OR MARKS ON ORIGINAL DOCUMENT
| REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

IMAGES ARE BEST AVAILABLE COPY.

OTHER:

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.